subcommittee recently conducted this SiP market and patent analysis study and released its findings to FSA member companies. We thank FSA for sharing this information with our readers.
Second, Intel's Priyadarsan Patra discusses some of the challenges and new requirements for effective validation of future system chips. Our industry is reaching the point at which a worst-case design approach is way too conservative, and a better-thanworst-case design is gradually becoming a necessity to further reduce the chip's power consumption and increase its clock rate. Such a shift in underlying design principles poses new validation and test challenges: A system could malfunction even in the absence of any bug or defect. Some sort of error resilience needs to be considered and designed into the system so that it can tolerate such failures, caused by corner conditions. Finally, there is an interesting roundtable on multiprocessor SoC design. Organized by Bill Joyner (our roundtables editor) and moderated by Ahmed Jerraya at the 6th International Forum on ApplicationSpecific Multi-Processor SoC (MPSoC 06), this round- 
